

<b>VDAT 2017 Program (Tentative)</b>	
<b>29th June 2017 (DAY 0) All the Tutorial will be held at the Management Block</b>	
<b>Time</b>	<b>Event</b>
<b>08:00 AM to 09:30 AM</b>	Registration ( <b>Department of Management Studies</b> )
<b>09:30 AM to 11:00 AM</b>	Tutorial 1 LH 1
	Tutorial 2 LH 2
	Tutorial 3 LH 3
<b>11:00 AM to 11:15 AM</b>	Tea Break
<b>11:15 AM to 12:45 PM</b>	Tutorial 1 LH 1
	Tutorial 2 LH 2
	Tutorial 3 LH 3
<b>12:45 PM to 02:00 PM</b>	Lunch Break
<b>02:15 PM to 03:45 PM</b>	Tutorial 4 LH 1
	Tutorial 5 LH 2
	Tutorial 6 LH 3
<b>03:45 PM to 04:00 PM</b>	Tea Break
<b>04:00 PM to 05:30 PM</b>	Tutorial 4 LH 1
	Tutorial 5 LH 2
	Tutorial 6 LH 3
<b>07.30 PM</b>	Dinner
<b>Tutorial 1: Achieving the Best STA Accuracy for Advanced Nodes</b> , Gauri Sankar Malla, Synopsys India Pvt. Ltd., India	
<b>Tutorial 2: Computational Lithography for Adadvanced CMOS Nodes</b> , N.R.Mohapatra, IIT Gandhinagar and Mr. Pardeep Kumar, Global Foundaries, Bangalore	
<b>Tutorial 3: Circuit and System Design Issues for IoT Sensor Node</b> , M.Hasan, AMU	
<b>Tutorial 4: Design of Modern mm-Wave Transmitters and Power Amplifiers in Silicon and FD SoI CMOS</b> , K. Bhattacharya, Amrita University, Coimbatore	
<b>Tutorial 5: Transaction Level Modelling with System C For System Level Design</b> , Nishit Gupta, Microelectronics Development Division, Ministry of Communication and Information Technoogy, Govt. of India and Deepak Jharodia, ST Microelectronics	
<b>Tutorial 6: Advanced Analog Design</b> , HS Jatana and Ashutosh Yadav, SCL Chandigarh, India	

<b>VDAT 2017 Program (Tentative)</b>	
<b>30th June 2017 (Day-1)</b>	
<b>Registration (MB Foyer + MAC)</b>	
<b>Time</b>	<b>Event</b>
08:00 AM - 9:15 AM	Breakfast (Ravindra Bhawan Lounge)
09:00 AM - 9:45 AM	Opening Ceremony (MAC) (Chief Guest: Dr.V.K.Saraswat, Padma Shri, Padma Bhushan, Member NITI Aayog)
9:45 AM - 10:30 AM	Plenary – I (MAC) (Prof. Jagadesh Kumar, Vice-Chancellor, JNU)
10:30 AM - 11:00 AM	High Tea (Mac Lounge)
11:15 AM - 01:15 PM	D1-IA, 5 Papers (4 long + 1 short Presentation) Digital Design D1-IB, 5 Papers (4 long + 1 short Presentation) Analog/Mixed Signal
01:15 PM to 02:15 PM	Lunch Break (Ravindra Bhawan Lounge)
02:15 PM to 03:00 PM	<b>Invited Speaker – 1 (Prof. P.Chakrabarti, IIT-BHU)</b>
03:00 PM to 3:45 PM	<b>Invited Speaker – 2 (Dr Devesh, Dwivedi, Global Foundaries, Bangalore)</b>
3:45 PM to 4:20PM	Poster Presentation (2 minutes per poster)
04:20 PM to 4:45 PM	Coffee break
04:45 PM to 06:45 PM	D1-II A VLSI Testing D1-II B Devices and Technology-I
8:30 PM to 9:15 PM	Banquet Talk (MAC Auditorium)
09:15 PM	Banquet (Ravindra Bhawan Lounge)

**Posters (2 Minutes Each) to be continued on DAY 2 also.**

35, 45, 54, 58, 77, 102, 106, 114, 121, 128, 143, 163, 173, 193, 202, 231, 264, 268.

<b>Digital Design</b>	
<b>PID 213: VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter</b> Mohd Tasleem Khan and Shaik Ahamed.	<b>PID 76: Flexible Composite Galois Field GF <math>((2^m)^2)</math> Multiplier Designs</b> Mohamed Asan Basiri M and Sandeep K Shukla.
<b>PID 100: Estimating the Maximum Propagation Delay of 4-bit Ripple Carry Adder using Reduced Input Transitions</b> Manan Mewada, Mazad Zaveri and Anurag Lakhani.	<b>PID 246: Realization of Multiplier using Delay Efficient Cyclic Redundant Adder</b> Dheepika K, Jevasankari K S, Vipin Chandhar and Binsu Kailath.
<b>PID 112(S): Fast Architecture of Modular Inversion using Itoh-Tsujii Algorithm</b> Pravin Zode, Abdus Samad and Raghavendra Deshmukh.	
<b>Analog/Mixed Signal</b>	
<b>PID 37: Low Voltage, Low Power Transconductor for Low Frequency Gm -C Filters</b> Hanumantha Rao G. and Rekha S.	<b>PID 116: An improved highly efficient low input voltage charge pump circuit.</b> Naresh Kumar, Raja Hari Gudlavalleti and Subash Chandra Bose.
<b>PID 169: Characterization and compensation circuitry for piezo-resistive pressure sensor to accommodate temperature induced variation</b> Santosh Manabala, Anjali Bansal, Jitendra Mishra, Kanhu Charan Behera and Subash Chandra Bose.	<b>PID 98: A Calibration Technique for Current Steering DACs - Self Calibration with Capacitor storage.</b> Pallavi Darji and Chetan Parikh

<p><b>PID 291: FEM based Device Simulator for High Voltage Devices</b> Ashok Ray, Gaurav Kumar, Sushanta Bordoloi, Dheeraj Kumar Sinha, Pratima Agarwal and Gaurav Trivedi.</p>	
<p><b>VLSI Testing</b></p>	
<p><b>PID 18: Deterministic Shift Power Reduction in Test Compression</b> Kanad Basu, Rishi Kumar, Santosh Kulkarni and Rohit Kapur.</p>	<p><b>PID 20: Pseudo-BIST: A Novel Technique for SAR-ADC Testing</b> Yatharth Gupta, Dr. Sujay Deb, Vikrant Singh, V N Srinivasan, Manish Sharma and Sabyasachi Das.</p>
<p><b>PID 38: SFG-based Fault Simulation of Linear Analog Circuits using Fault Classification and Sensitivity Analysis</b> Rahul Bhattacharya, S.H.M Ragamai and Subindu Kumar.</p>	<p><b>PID 175: A Cost Effective Technique for Diagnosis of Scan Chain Faults</b> Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu and Ashok Suhag.</p>
<p><b>PID 185: Multi-mode Toggle Random Access Scan to Minimize Test Application Time</b> Anshu Goel and Rohini Gulve.</p>	
<p><b>Devices and Technology – I</b></p>	
<p><b>PID 265: Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance</b> Satish Maheshwaram, Om Prakash, Mohit Sharma, Anand Bulusu and Sanjeev K Manhas</p>	<p><b>PID 65: Low-Power Sequential Circuit Design using Work-function Engineered FinFETs</b> Ashish Soni, Abhijit Umap and Nihar R. Mohapatra.</p>
<p><b>PID 74(S): An Efficient VLSI Architecture for PRESENT Block Cipher and its FPGA Implementation</b> Jai Gopal Pandey, Tarun Goel and Abhijit Karmakar.</p>	<p><b>PID 164: Analysis of Electrolyte-Insulator-Semiconductor Tunnel Field-Effect Transistor as pH sensor</b> Ajay Singh, Rakhi Narang, Manoj Saxena and Mridula Gupta.</p>
<p><b>PID 236: Exploiting Characteristics of Steep Slope Tunnel Transistors towards Energy Efficient and Reliable Buffer Designs for IoT SoCs</b> Aditya Japa, Harshita Vallabhaneni and Ramesh Vaddi.</p>	

<b>V DAT 2017 Program (Tentative)</b>	
<b>1st July 2017 (Day-2) (Management Block)</b>	
<b>Registration (MB Foyer)</b>	
<b>Time</b>	<b>Event</b>
<b>07:30 AM - 8:45 AM</b>	Breakfast (Ravindra Bhawan Lounge)
<b>09.00 AM - 9:45 AM</b>	<b>Invited Speaker - 3 (Prof Maryam Shojaei, IIT-Bombay)</b>
<b>9.45 AM - 10.30 AM</b>	<b>Invited Speaker - 4 (Dr Sudarshan Kumar, HSMC)</b>
<b>10:30 AM - 10.45 AM</b>	Tea Break (Management Block Central Lawn)
<b>10.45 AM - 12.45 PM</b>	D2-I A, VLSI Architectures D2-I B, Emerging Technologies & Memory
<b>12:45 PM to 01:45 PM</b>	Lunch Break (Ravindra Bhawan Lounge)
<b>01:45 PM to 03:45 PM</b>	D2-II A, Devices and Technology-II D2-II B, System Design
<b>3:45 PM to 4:15 PM</b>	Poster Display and Tea Break
<b>04:15 PM to 05:30 PM</b>	Panel Discussion (VLSI Education)
<b>05:30 PM to 08:30 PM</b>	Haridwar Visit Tentative (Availability of at least 30 participants)
<b>09.00 PM -10.00 PM</b>	Banquet Dinner (Community Center)

<b>VLSI Architectures</b>	
<b>PID 14: Energy-Efficient VLSI Architecture &amp; Implementation of Bi-Modal Multi-Banked Register-File Organization</b> Sumanth Gudaparthi and Rahul Shrestha.	<b>PID 115: Performance-Enhanced d<sup>2</sup>-LBDR for 2D Mesh Network-on-Chip</b> Anugrah Jain, Vijay Laxmi, Meenakshi Tripathi, Manoj Singh Gaur and Rimpay Bishnoi.
<b>PID 233: ACAM: Application Aware Adaptive Cache Management for Shared LLC</b> Sujit Kr Mahto and Newton Singh.	<b>PID 85(S): Adaptive Packet Throttling Technique for Congestion Management in Mesh NoCs</b> N. S. Aswathy, R. S. Reshma Raj, Abhijit Das, John Jose and V. R. Josna.
<b>PID 131(S): Defeating Hatch - Building Malicious IP Cores</b> Anshu Bhardwaj and Subir Kumar Roy.	
<b>Emerging Technologies &amp; Memory</b>	
<b>PID 207: Modeling and Analysis of Transient Heat for 3D IC</b> Subhajit Chatterjee, Surajit Roy, Chandan Giri and Hafizur Rahaman.	<b>PID 235: Low Write Energy STT-MRAM Cell using 2T- Hybrid Tunnel FETs exploiting the Steep Slope and Ambipolar Characteristics</b> Sudha Vani Yamani, Usha Rani Nelakuditi and Ramesh Vaddi.
<b>PID 194: Memory Efficient Fractal-SPIHT based Hybrid Image Encoder</b> Mamata Panigrahy, Indrajit Chakrabarti, Anindya Sundar Dhar, Nirmal Behera and B Vandana.	<b>PID 274: Metal-Oxide Nanostructures designed by Glancing Angle Deposition Technique and its applications on Sensors and Optoelectronic Devices</b> Divya Singh.
<b>PID 241(S): Enhancing Retention Voltage for SRAM</b> Suprateek Shukla, Ankit Rehani and Sujay Deb.	

<b>Devices and Technology – II</b>	
<p><b>PID 160: Delay and Frequency Investigations in Coupled MLG NR Interconnects</b> Manish Joshi, Koduri Teja, Ashish Singh and Rohit Dhiman.</p>	<p><b>PID 165: LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits</b> Ambika Prasad Shah, Nandakishor Yadav and Santosh Kumar Vishvakarma.</p>
<p><b>PID 168: Performance Analysis of OLED with Hole Block Layer and Impact of Multiple Hole Block Layer</b> Shubham Negi, Poornima Mittal and Brijesh Kumar.</p>	<p><b>PID 192: A Cost Effective Technique for Diagnosis of Scan Chain Faults</b> Satyadev Ahlawat, Darshit Vaghani, Jaynarayan Tudu and Ashok Suhag.</p>
<p><b>PID 174: Improved Gate Modulation in Tunnel Field Effect Transistors with non-rectangular tapered Y-Gate geometry</b> Rakhi Narang, Mridula Gupta and Manoj Saxena.</p>	<p><b>PID 252(S): A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-low Power Applications</b> Swaati and Bishnu Prasad Das.</p>
<b>System Design</b>	
<p><b>PID 133: A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform</b> Rourab Paul and Sandeep Kumar Shukla.</p>	<p><b>PID 190: New Energy Efficient Reconfigurable FIR Filter Architecture And Its FPGA Implementation</b> Naushad Ali and Bharat Garg.</p>
<p><b>PID 240: FPGA-based Smart Camera System for Real-time Automated Video Surveillance</b> Sanjay Singh, Sumeet Saurav, Ravi Saini, Atanendu S. Mandal and Santanu Chaudhury.</p>	<p><b>PID 139: Effectiveness of High Permittivity Spacer for Underlap regions of Wavy-Junctionless FinFET at 22 nm node and Scaling Short Channel Effects</b> B Vandana, J K Das, S K Mohapatra and B K Kaushik.</p>
<p><b>PID 278(S): A Custom Designed RISC-V ISA Compatible Processor for SoC</b> Kavya Sharat, Sumeet Bandishte, Kuruvilla Varghese and Amrutur Bharadwaj.</p>	<p><b>PID 166: Design and Implementation of Ternary Content Addressable Memory (TCAM) based Hierarchical Motion Estimation for Video Processing</b> Puja Ghosh and P. Rangababu.</p>

<b>V DAT 2017 Program (Tentative)</b>	
<b>2nd July 2017 (Day-3) (Management Block)</b>	
<b>Registration (MB Foyer)</b>	
<b>Time</b>	<b>Event</b>
<b>07:30 AM - 8:30 AM</b>	Breakfast (Ravindra Bhawan Lounge)
<b>09.00 AM - 11:00 AM</b>	D3-I A, Low Power Design & test D3-I B, RF Circuits
<b>11.30 AM - 11.15 AM</b>	Tea Break (Management Block Central Lawn)
<b>11:15 AM - 12:00 Noon</b>	<b>Invited Speaker – 5 (Mr. Subhasish, Cadence)</b>
<b>12.00 Noon - 12.45 PM</b>	<b>Invited Speaker – 6 (Prof. Masahiro Fujita, Tokyo University)</b>
<b>01:30 PM - 2:15 PM</b>	Lunch Break
<b>02:15 PM to 04:15 PM</b>	D3-II A, Architecture and CAD D3-II B, Design Verification
<b>04:15 PM to 04:45 PM</b>	Valedictory Ceremony (MAC Auditorium)

<b>Low Power Design &amp; Test</b>	
<b>PID 22: An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction</b> Jasmine Kaur Gulati, Bhanu Prakash and Sumit Darak.	<b>PID 266: On Generation of Delay Test with Capture Power Safety</b> Rohini Gulve and Nihar Hage.
<b>PID 222: Primitive Instantiation based Fault Localization Circuitry for High Performance FPGA Designs</b> Ayan Palchaudhuri and Anindya Sundar Dhar.	
<b>RF Circuits</b>	
<b>PID 47: A 10MHz, 42ppm/ , 69 <math>\mu</math>W PVT Compensated Latch Based Oscillator for PCM</b> Vivek Tyagi, Mohammad S.Hashmi, Ganesh Raj and Vikas Rana.	<b>PID 52: A 1.8V Gain Enhanced Fully Differential Doubly-Recycled Cascode OTA with 100dB gain 200MHz UGB in CMOS</b> Antaryami Panigrahi and Abhipsa Parhi.
<b>PID 88: A Low Power, Frequency-to-Digital Converter CMOS Temperature Sensor in 65 nm Process</b> Mudasir Bashir, Patri Sreehari and K S R Krishna Prasad.	<b>PID 105: Design &amp; Development of HighSpeed LVDS Receiver with cold-spare feature in SCL's 0.18um CMOS Process</b> Munish Malik, Ajay Kumar and H.S Jatana.
<b>Architecture and CAD</b>	
<b>PID 66: Fast FPGA Placement Using Analytical Optimization</b> Sameer Pawanekar and Dr. Gaurav Trivedi.	<b>PID 67: Analytical Partitioning : Improvement over FM</b> Sameer Pawanekar and Dr. Gaurav Trivedi.
<b>PID 89: A Dependability Preserving Fluid-level Synthesis for Reconfigurable Droplet-based Microfluidic Biochips</b> Arpan Chakraborty, Piyali Datta, Debasis Dhal and Rajat Pal.	<b>PID 159: Splitting and Transport of a Droplet with no external actuation force for Lab on Chip Devices</b> T Pravinraj and Rajendra Patrikar.

<p><b>PID 192: A 36nW Power Management Unit for Solar Energy Harvesters using 0.18um CMOS</b>  Purvi Patel, Biswajit Mishra and Dipankar Nagchoudhury.</p>	
<p><b>Design Verification</b></p>	
<p><b>PID 30: A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection</b>  Binod Kumar, Kanad Basu, Ankit Jindal, Brajesh Pandey and Masahiro Fujita.</p>	<p><b>PID 41: Translation Validation of Loop Invariant Code Optimizations Involving False Computations</b>  Ramanuj Chouksey, Chandan Karfa and Purandar Bhaduri.</p>
<p><b>PID 197: A Framework for Automated Feature Based Mixed-Signal Equivalence Checking</b>  Antara Ain, Sayandeep Sanyal and Pallab Dasgupta.</p>	<p><b>PID 239: xMAS Based Accurate Modeling and Progress Verification of NoCs</b>  Surajit Das, Santosh Biswas and Chandan Karfa.</p>